

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2002-334925

(43)Date of publication of application : 22.11.2002

(51)Int.Cl.

H01L 21/76

H01L 21/304

(21)Application number : 2002-059571

(71)Applicant : SEIKO EPSON CORP

(22)Date of filing : 05.03.2002

(72)Inventor : HORIE TOMOKAZU
SUGIYAMA SHINICHI

(30)Priority


Priority number : 2001060623 Priority date : 05.03.2001 Priority country : JP

(54) PLANARIZATION METHOD AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a pretreatment method for planarization, by which unpolished parts and dishing can be reduced, even if a large area having little irregularities is included and a more uniform planarization level can be realized with a small amount of polishing, and to provide a method for manufacturing semiconductor devices.

SOLUTION: A substrate has a first area and a second area larger than the first area. Trenches are formed between the first and second areas for separating them and an insulation film is formed on the substrate and in the trenches. A dummy pattern, having plural irregularities, is formed on the insulating film on the second area. After that, the insulation film is planarized through chemical and mechanical polishing.



LEGAL STATUS

[Date of request for examination]

15.11.2004

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than
the examiner's decision of rejection or
application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision
of rejection]

[Date of requesting appeal against examiner's
decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office